Student Verification: +91 9495684408 | Admission Helplines : +91 8078 700 700 | Admission 2025 - Apply Now | Placements 2023-24 | Library Book Search | Library Home
FacebookInstagramLinkedinYouTubeTwitter

Nitha M Biju

/Nitha M Biju
Nitha M Biju 2025-08-21T05:58:59+00:00

Prof. Nitha M Biju

Assistant Professor
Department of Electronics and Communication Engineering
Mobile Number: +91 7736216350
Email: nitha@sjcetpalai.ac.in
Date of joining SJCET: 01/06/2012
Association with the institution: Regular

DegreeSpecializationInstitutionUniversityYear of Passing
B.Tech.Electronics and Communication EngineeringCollege of Engineering, Kallooppara,.CUSAT2009
M.Tech.Microelectronics & VLSI DesignNIT Calicut.MAHATMA GANDHI UNIVERSITY2012
Name of the College / IndustryDesignationDate of JoiningDate of Relieving
St. Joseph's College of Engineering & Technology, PalaiAssistant ProfessorJune 01, 2012till date
ParticularsMembership ID/No
IEEE92761772
  1. Real-Time Climate Control and Remote Monitoring of Polyhouse based on LabVIEW,International Journal of Science and Research,Volume 5, Issue 8, August 2016.
  2. Comparison of a 30nm Tunnel Field Effect Transistor and CMOS Inverter Characteristics, 2013 Third International Conference on Advances in Computing and Communications, Cochin, India, 2013.
  3. Mixed Mode Circuit Simulation of a Junction-Less Transistor and a Comparative Study with CMOS Inverter,” 2013 Third International Conference on Advances in Computing and Communications, Cochin, India, 2013.
  4. Dual Gate enhancement-mode JFET (DG-JFET) for ultra-low power applications “2012 IEEE Students’ Conference on Electrical, Electronics and Computer Science” (SCEECS 2012), NIT BHOPAL, MARCH 1-2, 2012
  5. DG-JFET for Low Power Applications and Behaviour of it as a MOS Capacitor ” 2012 IEEE International conference on Automation, Control & Computing” (ICACC 2012), Rajagiri School of Engineering & Technology, Ernakulam, AUGUST  9-11,2012
  6. Simulation Study Of DG-JFET For Low Power Applications and Behaviour Of Its Parasitic Components ” 2012 National Conference on VLSI & Embedded System (VLES 2012), MARCH 16-17,2012
  1. ATAL FDP on Role of Semiconductor devices and Artificial Intelligence in Chip Design, Saintgits College of Engineering and Technology, Pathamuttom,  December 2nd to December 7th, 2024
  2. FDP on Recent Trends in VLSI and MEMS ,I2CS Research group, IIITK Kottayam,June 3-7 2024
  3. ATAL FDP on Unleashing the potential of System On Chip and its Architecture, SJCET,Palai, 15/01/2024 to 20/01/2024
  4. ATAL FDP on Wearable Devices , SJCET,Palai, 17/01/2022 to 21/01/2024
  5. STTP  on Role of Scientific Computing with Python, RIT,Kottayam, 9-20 November 2020
  6. FDP on Recent Advances in communication and Networking, Government College of Engineering and Technology, Idukki, 28th September to 3rd October 2020.
  1. Certified Course in Analog VLSI Design – NPTEL, 2024
  2. Certified Course in Digital Circuits – NPTEL, 2024, Topper 5%
  3. Certified Course in System Design Through Verilog – NPTEL, 2024
  4. Certified Course in Analog Circuits – NPTEL, 2024, Topper 5%
  5. Certified Course in Integrated Circuits and Applications – NPTEL, 2024, Topper 5%
  1.  Competed a 4 week NPTEL course on “ Python for Data Science” conducted by IIT Madras from 23rd January to 17th February 2023.
  2.  Attended a virtual workshop on “6G wireless communication in Theory & Practice ” joined organized by IEEECOM Society and Department of ECE, Thyagaraja College of Engineering on 29th -31st October 2021
  3. Attended AICTE sponsored 6 day STTP on “IOT and Data Science” conducted by Department of ECE , SJCET Palai from 28/12/2020 to 2/1/2021.
  4. Attended STTP on ”Scientific Computing with Python” sponsored by TEQIP-II and organized by Department of Electronics and Communication Engineering, RIT Pampady from 9th to 20th November 2020.
  5. Attended a five day FDP on “Recent Advancs on Communication and Networking ” sponsored by TEQIP-II and organized by Department of ECE ,Government College of Engineering , Idukki from 28th September to 3rd October 2020
  6. Attended FDP on”Machine Learning for Engineers” sponsored by TEQIP-II and organized by Department of Electronics and Communication Engineering, RIT Pampady from 3rd to 5th December 2019
  7. Attended FDP on”Advances in Wireless Communication” sponsored by KTU and organized by Department of Electronics and Communication Engineering. Mar Baselios College of Engineering and Technology, Nalanchira from 8th to 12th July 2019.
  8. Attended a 12 week NPTEL online class on “Principles of Modern CDMA/MIMO/OFDM Wireless Communication” from August 2019 .
  9. Attended a two week ISTE workshop on “Signals & Systems” organized by IIT,Kharagpur. On 2014, 2nd to 12th January.
  10. Attended FDP on “Advanced digital signal Processing ” organized by Department of ECE,TKMCE on 2013,18th to 22th November.
  11. Attended MHRD Sponsored FDP on “CMOS Design ” organized by Department of ECE,NIT,CALICUT on 2013,23rd to 29th June.
  12. Attended a two week ISTE workshop on “Analog Electronics” organized by IIT, Kharagpur on 2014, 4th to 14th June.
  13. Attended three day workshop on “FPGA & VHDL “organized by Department of ECE,College of Engineering,Kidangoor on 2013,4th to 6th March.
  14. Attended an Induction training programme on”AKASH for education ” Teaching excellence and Methodologies for teachers of Engineering Colleges” organised b ISTE Kerala Section & GEC,Thrissur on 2nd & 7th July 2012
Powered by R&D Center, Computer Science & Engineering, SJCET PALAI | Website Graphic Designer : Rinju Rajan Mathew | Wordpress Developer : Sarju S © 2024 St. Joseph's College of Engineering & Technology, Palai. All rights reserved.
FacebookInstagramLinkedinYouTubeTwitter
X